Docs.rs
andes-riscv-0.1.0
andes-riscv 0.1.0
Docs.rs crate page
MIT/Apache-2.0
Links
Homepage
Repository
crates.io
Source
Owners
andelf
Dependencies
riscv ^0.11.1
normal
Versions
43.42%
of the crate is documented
Go to latest version
Platform
i686-pc-windows-msvc
i686-unknown-linux-gnu
riscv32imafc-unknown-none-elf
x86_64-apple-darwin
x86_64-pc-windows-msvc
x86_64-unknown-linux-gnu
Feature flags
Rust
About docs.rs
Privacy policy
Rust website
The Book
Standard Library API Reference
Rust by Example
The Cargo Guide
Clippy Documentation
andes_
riscv
0.1.0
All Items
Crate Items
Re-exports
Modules
Crate
andes_riscv
Copy item path
Source
Expand description
Low level access to Andes’ AndeStar V5 RISC-V processors
Re-exports
§
pub use
riscv
;
Modules
§
l1c
L1C, level 1 cache
plic
register
The
register
module provides access to the processor’s registers