1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145

#[doc = "Register `UCSR2A` reader"]
pub struct R(crate::R<UCSR2A_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<UCSR2A_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<UCSR2A_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<UCSR2A_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `UCSR2A` writer"]
pub struct W(crate::W<UCSR2A_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<UCSR2A_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<UCSR2A_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<UCSR2A_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `MPCM2` reader - Multi-processor Communication Mode"]
pub type MPCM2_R = crate::BitReader<bool>;
#[doc = "Field `MPCM2` writer - Multi-processor Communication Mode"]
pub type MPCM2_W<'a, const O: u8> = crate::BitWriter<'a, u8, UCSR2A_SPEC, bool, O>;
#[doc = "Field `U2X2` reader - Double the USART transmission speed"]
pub type U2X2_R = crate::BitReader<bool>;
#[doc = "Field `U2X2` writer - Double the USART transmission speed"]
pub type U2X2_W<'a, const O: u8> = crate::BitWriter<'a, u8, UCSR2A_SPEC, bool, O>;
#[doc = "Field `UPE2` reader - Parity Error"]
pub type UPE2_R = crate::BitReader<bool>;
#[doc = "Field `DOR2` reader - Data overRun"]
pub type DOR2_R = crate::BitReader<bool>;
#[doc = "Field `FE2` reader - Framing Error"]
pub type FE2_R = crate::BitReader<bool>;
#[doc = "Field `UDRE2` reader - USART Data Register Empty"]
pub type UDRE2_R = crate::BitReader<bool>;
#[doc = "Field `TXC2` reader - USART Transmit Complete"]
pub type TXC2_R = crate::BitReader<bool>;
#[doc = "Field `TXC2` writer - USART Transmit Complete"]
pub type TXC2_W<'a, const O: u8> = crate::BitWriter<'a, u8, UCSR2A_SPEC, bool, O>;
#[doc = "Field `RXC2` reader - USART Receive Complete"]
pub type RXC2_R = crate::BitReader<bool>;
impl R {
    #[doc = "Bit 0 - Multi-processor Communication Mode"]
    #[inline(always)]
    pub fn mpcm2(&self) -> MPCM2_R {
        MPCM2_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Double the USART transmission speed"]
    #[inline(always)]
    pub fn u2x2(&self) -> U2X2_R {
        U2X2_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Parity Error"]
    #[inline(always)]
    pub fn upe2(&self) -> UPE2_R {
        UPE2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Data overRun"]
    #[inline(always)]
    pub fn dor2(&self) -> DOR2_R {
        DOR2_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Framing Error"]
    #[inline(always)]
    pub fn fe2(&self) -> FE2_R {
        FE2_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - USART Data Register Empty"]
    #[inline(always)]
    pub fn udre2(&self) -> UDRE2_R {
        UDRE2_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - USART Transmit Complete"]
    #[inline(always)]
    pub fn txc2(&self) -> TXC2_R {
        TXC2_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - USART Receive Complete"]
    #[inline(always)]
    pub fn rxc2(&self) -> RXC2_R {
        RXC2_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Multi-processor Communication Mode"]
    #[inline(always)]
    #[must_use]
    pub fn mpcm2(&mut self) -> MPCM2_W<0> {
        MPCM2_W::new(self)
    }
    #[doc = "Bit 1 - Double the USART transmission speed"]
    #[inline(always)]
    #[must_use]
    pub fn u2x2(&mut self) -> U2X2_W<1> {
        U2X2_W::new(self)
    }
    #[doc = "Bit 6 - USART Transmit Complete"]
    #[inline(always)]
    #[must_use]
    pub fn txc2(&mut self) -> TXC2_W<6> {
        TXC2_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "USART Control and Status Register A\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ucsr2a](index.html) module"]
pub struct UCSR2A_SPEC;
impl crate::RegisterSpec for UCSR2A_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [ucsr2a::R](R) reader structure"]
impl crate::Readable for UCSR2A_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ucsr2a::W](W) writer structure"]
impl crate::Writable for UCSR2A_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets UCSR2A to value 0"]
impl crate::Resettable for UCSR2A_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}