1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145

#[doc = "Register `UCSR3A` reader"]
pub struct R(crate::R<UCSR3A_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<UCSR3A_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<UCSR3A_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<UCSR3A_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `UCSR3A` writer"]
pub struct W(crate::W<UCSR3A_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<UCSR3A_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<UCSR3A_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<UCSR3A_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `MPCM3` reader - Multi-processor Communication Mode"]
pub type MPCM3_R = crate::BitReader<bool>;
#[doc = "Field `MPCM3` writer - Multi-processor Communication Mode"]
pub type MPCM3_W<'a, const O: u8> = crate::BitWriter<'a, u8, UCSR3A_SPEC, bool, O>;
#[doc = "Field `U2X3` reader - Double the USART transmission speed"]
pub type U2X3_R = crate::BitReader<bool>;
#[doc = "Field `U2X3` writer - Double the USART transmission speed"]
pub type U2X3_W<'a, const O: u8> = crate::BitWriter<'a, u8, UCSR3A_SPEC, bool, O>;
#[doc = "Field `UPE3` reader - Parity Error"]
pub type UPE3_R = crate::BitReader<bool>;
#[doc = "Field `DOR3` reader - Data overRun"]
pub type DOR3_R = crate::BitReader<bool>;
#[doc = "Field `FE3` reader - Framing Error"]
pub type FE3_R = crate::BitReader<bool>;
#[doc = "Field `UDRE3` reader - USART Data Register Empty"]
pub type UDRE3_R = crate::BitReader<bool>;
#[doc = "Field `TXC3` reader - USART Transmit Complete"]
pub type TXC3_R = crate::BitReader<bool>;
#[doc = "Field `TXC3` writer - USART Transmit Complete"]
pub type TXC3_W<'a, const O: u8> = crate::BitWriter<'a, u8, UCSR3A_SPEC, bool, O>;
#[doc = "Field `RXC3` reader - USART Receive Complete"]
pub type RXC3_R = crate::BitReader<bool>;
impl R {
    #[doc = "Bit 0 - Multi-processor Communication Mode"]
    #[inline(always)]
    pub fn mpcm3(&self) -> MPCM3_R {
        MPCM3_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Double the USART transmission speed"]
    #[inline(always)]
    pub fn u2x3(&self) -> U2X3_R {
        U2X3_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Parity Error"]
    #[inline(always)]
    pub fn upe3(&self) -> UPE3_R {
        UPE3_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Data overRun"]
    #[inline(always)]
    pub fn dor3(&self) -> DOR3_R {
        DOR3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Framing Error"]
    #[inline(always)]
    pub fn fe3(&self) -> FE3_R {
        FE3_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - USART Data Register Empty"]
    #[inline(always)]
    pub fn udre3(&self) -> UDRE3_R {
        UDRE3_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - USART Transmit Complete"]
    #[inline(always)]
    pub fn txc3(&self) -> TXC3_R {
        TXC3_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - USART Receive Complete"]
    #[inline(always)]
    pub fn rxc3(&self) -> RXC3_R {
        RXC3_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Multi-processor Communication Mode"]
    #[inline(always)]
    #[must_use]
    pub fn mpcm3(&mut self) -> MPCM3_W<0> {
        MPCM3_W::new(self)
    }
    #[doc = "Bit 1 - Double the USART transmission speed"]
    #[inline(always)]
    #[must_use]
    pub fn u2x3(&mut self) -> U2X3_W<1> {
        U2X3_W::new(self)
    }
    #[doc = "Bit 6 - USART Transmit Complete"]
    #[inline(always)]
    #[must_use]
    pub fn txc3(&mut self) -> TXC3_W<6> {
        TXC3_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "USART Control and Status Register A\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ucsr3a](index.html) module"]
pub struct UCSR3A_SPEC;
impl crate::RegisterSpec for UCSR3A_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [ucsr3a::R](R) reader structure"]
impl crate::Readable for UCSR3A_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ucsr3a::W](W) writer structure"]
impl crate::Writable for UCSR3A_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets UCSR3A to value 0"]
impl crate::Resettable for UCSR3A_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}