1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
#[doc = "Register `STATUS` reader"]
pub struct R(crate::R<STATUS_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<STATUS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<STATUS_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<STATUS_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `STATUS` writer"]
pub struct W(crate::W<STATUS_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<STATUS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<STATUS_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<STATUS_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `WFB` reader - Wait For Break"]
pub type WFB_R = crate::BitReader<bool>;
#[doc = "Field `WFB` writer - Wait For Break"]
pub type WFB_W<'a, const O: u8> = crate::BitWriter<'a, u8, STATUS_SPEC, bool, O>;
#[doc = "Field `BDF` reader - Break Detected Flag"]
pub type BDF_R = crate::BitReader<bool>;
#[doc = "Field `BDF` writer - Break Detected Flag"]
pub type BDF_W<'a, const O: u8> = crate::BitWriter<'a, u8, STATUS_SPEC, bool, O>;
#[doc = "Field `ISFIF` reader - Inconsistent Sync Field Interrupt Flag"]
pub type ISFIF_R = crate::BitReader<bool>;
#[doc = "Field `ISFIF` writer - Inconsistent Sync Field Interrupt Flag"]
pub type ISFIF_W<'a, const O: u8> = crate::BitWriter<'a, u8, STATUS_SPEC, bool, O>;
#[doc = "Field `RXSIF` reader - Receive Start Interrupt"]
pub type RXSIF_R = crate::BitReader<bool>;
#[doc = "Field `DREIF` reader - Data Register Empty Flag"]
pub type DREIF_R = crate::BitReader<bool>;
#[doc = "Field `TXCIF` reader - Transmit Interrupt Flag"]
pub type TXCIF_R = crate::BitReader<bool>;
#[doc = "Field `TXCIF` writer - Transmit Interrupt Flag"]
pub type TXCIF_W<'a, const O: u8> = crate::BitWriter<'a, u8, STATUS_SPEC, bool, O>;
#[doc = "Field `RXCIF` reader - Receive Complete Interrupt Flag"]
pub type RXCIF_R = crate::BitReader<bool>;
impl R {
    #[doc = "Bit 0 - Wait For Break"]
    #[inline(always)]
    pub fn wfb(&self) -> WFB_R {
        WFB_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Break Detected Flag"]
    #[inline(always)]
    pub fn bdf(&self) -> BDF_R {
        BDF_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 3 - Inconsistent Sync Field Interrupt Flag"]
    #[inline(always)]
    pub fn isfif(&self) -> ISFIF_R {
        ISFIF_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Receive Start Interrupt"]
    #[inline(always)]
    pub fn rxsif(&self) -> RXSIF_R {
        RXSIF_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Data Register Empty Flag"]
    #[inline(always)]
    pub fn dreif(&self) -> DREIF_R {
        DREIF_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Transmit Interrupt Flag"]
    #[inline(always)]
    pub fn txcif(&self) -> TXCIF_R {
        TXCIF_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Receive Complete Interrupt Flag"]
    #[inline(always)]
    pub fn rxcif(&self) -> RXCIF_R {
        RXCIF_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Wait For Break"]
    #[inline(always)]
    #[must_use]
    pub fn wfb(&mut self) -> WFB_W<0> {
        WFB_W::new(self)
    }
    #[doc = "Bit 1 - Break Detected Flag"]
    #[inline(always)]
    #[must_use]
    pub fn bdf(&mut self) -> BDF_W<1> {
        BDF_W::new(self)
    }
    #[doc = "Bit 3 - Inconsistent Sync Field Interrupt Flag"]
    #[inline(always)]
    #[must_use]
    pub fn isfif(&mut self) -> ISFIF_W<3> {
        ISFIF_W::new(self)
    }
    #[doc = "Bit 6 - Transmit Interrupt Flag"]
    #[inline(always)]
    #[must_use]
    pub fn txcif(&mut self) -> TXCIF_W<6> {
        TXCIF_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Status\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [status](index.html) module"]
pub struct STATUS_SPEC;
impl crate::RegisterSpec for STATUS_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [status::R](R) reader structure"]
impl crate::Readable for STATUS_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [status::W](W) writer structure"]
impl crate::Writable for STATUS_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets STATUS to value 0"]
impl crate::Resettable for STATUS_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}