1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
#[doc = "Register `DIDR0` reader"]
pub struct R(crate::R<DIDR0_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DIDR0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DIDR0_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DIDR0_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DIDR0` writer"]
pub struct W(crate::W<DIDR0_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DIDR0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DIDR0_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DIDR0_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `ADC0D` reader - ADC0 Digital input Disable"]
pub type ADC0D_R = crate::BitReader<bool>;
#[doc = "Field `ADC0D` writer - ADC0 Digital input Disable"]
pub type ADC0D_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIDR0_SPEC, bool, O>;
#[doc = "Field `ADC1D` reader - ADC1 Digital input Disable"]
pub type ADC1D_R = crate::BitReader<bool>;
#[doc = "Field `ADC1D` writer - ADC1 Digital input Disable"]
pub type ADC1D_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIDR0_SPEC, bool, O>;
#[doc = "Field `ADC2D` reader - ADC2 Digital input Disable"]
pub type ADC2D_R = crate::BitReader<bool>;
#[doc = "Field `ADC2D` writer - ADC2 Digital input Disable"]
pub type ADC2D_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIDR0_SPEC, bool, O>;
#[doc = "Field `ADC3D` reader - ADC3 Digital input Disable"]
pub type ADC3D_R = crate::BitReader<bool>;
#[doc = "Field `ADC3D` writer - ADC3 Digital input Disable"]
pub type ADC3D_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIDR0_SPEC, bool, O>;
#[doc = "Field `ADC4D` reader - ADC4 Digital input Disable"]
pub type ADC4D_R = crate::BitReader<bool>;
#[doc = "Field `ADC4D` writer - ADC4 Digital input Disable"]
pub type ADC4D_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIDR0_SPEC, bool, O>;
#[doc = "Field `ADC5D` reader - ADC5 Digital input Disable"]
pub type ADC5D_R = crate::BitReader<bool>;
#[doc = "Field `ADC5D` writer - ADC5 Digital input Disable"]
pub type ADC5D_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIDR0_SPEC, bool, O>;
#[doc = "Field `ADC6D` reader - ADC6 Digital input Disable"]
pub type ADC6D_R = crate::BitReader<bool>;
#[doc = "Field `ADC6D` writer - ADC6 Digital input Disable"]
pub type ADC6D_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIDR0_SPEC, bool, O>;
#[doc = "Field `ADC7D` reader - ADC7 Digital input Disable"]
pub type ADC7D_R = crate::BitReader<bool>;
#[doc = "Field `ADC7D` writer - ADC7 Digital input Disable"]
pub type ADC7D_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIDR0_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - ADC0 Digital input Disable"]
    #[inline(always)]
    pub fn adc0d(&self) -> ADC0D_R {
        ADC0D_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - ADC1 Digital input Disable"]
    #[inline(always)]
    pub fn adc1d(&self) -> ADC1D_R {
        ADC1D_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - ADC2 Digital input Disable"]
    #[inline(always)]
    pub fn adc2d(&self) -> ADC2D_R {
        ADC2D_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - ADC3 Digital input Disable"]
    #[inline(always)]
    pub fn adc3d(&self) -> ADC3D_R {
        ADC3D_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - ADC4 Digital input Disable"]
    #[inline(always)]
    pub fn adc4d(&self) -> ADC4D_R {
        ADC4D_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - ADC5 Digital input Disable"]
    #[inline(always)]
    pub fn adc5d(&self) -> ADC5D_R {
        ADC5D_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - ADC6 Digital input Disable"]
    #[inline(always)]
    pub fn adc6d(&self) -> ADC6D_R {
        ADC6D_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - ADC7 Digital input Disable"]
    #[inline(always)]
    pub fn adc7d(&self) -> ADC7D_R {
        ADC7D_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - ADC0 Digital input Disable"]
    #[inline(always)]
    #[must_use]
    pub fn adc0d(&mut self) -> ADC0D_W<0> {
        ADC0D_W::new(self)
    }
    #[doc = "Bit 1 - ADC1 Digital input Disable"]
    #[inline(always)]
    #[must_use]
    pub fn adc1d(&mut self) -> ADC1D_W<1> {
        ADC1D_W::new(self)
    }
    #[doc = "Bit 2 - ADC2 Digital input Disable"]
    #[inline(always)]
    #[must_use]
    pub fn adc2d(&mut self) -> ADC2D_W<2> {
        ADC2D_W::new(self)
    }
    #[doc = "Bit 3 - ADC3 Digital input Disable"]
    #[inline(always)]
    #[must_use]
    pub fn adc3d(&mut self) -> ADC3D_W<3> {
        ADC3D_W::new(self)
    }
    #[doc = "Bit 4 - ADC4 Digital input Disable"]
    #[inline(always)]
    #[must_use]
    pub fn adc4d(&mut self) -> ADC4D_W<4> {
        ADC4D_W::new(self)
    }
    #[doc = "Bit 5 - ADC5 Digital input Disable"]
    #[inline(always)]
    #[must_use]
    pub fn adc5d(&mut self) -> ADC5D_W<5> {
        ADC5D_W::new(self)
    }
    #[doc = "Bit 6 - ADC6 Digital input Disable"]
    #[inline(always)]
    #[must_use]
    pub fn adc6d(&mut self) -> ADC6D_W<6> {
        ADC6D_W::new(self)
    }
    #[doc = "Bit 7 - ADC7 Digital input Disable"]
    #[inline(always)]
    #[must_use]
    pub fn adc7d(&mut self) -> ADC7D_W<7> {
        ADC7D_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Digital Input Disable Register 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [didr0](index.html) module"]
pub struct DIDR0_SPEC;
impl crate::RegisterSpec for DIDR0_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [didr0::R](R) reader structure"]
impl crate::Readable for DIDR0_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [didr0::W](W) writer structure"]
impl crate::Writable for DIDR0_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DIDR0 to value 0"]
impl crate::Resettable for DIDR0_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}