avr_device/devices/atmega4809/ccl/
lut2ctrla.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
#[doc = "Register `LUT2CTRLA` reader"]
pub struct R(crate::R<LUT2CTRLA_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<LUT2CTRLA_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<LUT2CTRLA_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<LUT2CTRLA_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `LUT2CTRLA` writer"]
pub struct W(crate::W<LUT2CTRLA_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<LUT2CTRLA_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<LUT2CTRLA_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<LUT2CTRLA_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `ENABLE` reader - LUT Enable"]
pub type ENABLE_R = crate::BitReader<bool>;
#[doc = "Field `ENABLE` writer - LUT Enable"]
pub type ENABLE_W<'a, const O: u8> = crate::BitWriter<'a, u8, LUT2CTRLA_SPEC, bool, O>;
#[doc = "Field `CLKSRC` reader - Clock Source Selection"]
pub type CLKSRC_R = crate::FieldReader<u8, CLKSRC_A>;
#[doc = "Clock Source Selection\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum CLKSRC_A {
    #[doc = "0: CLK_PER is clocking the LUT"]
    CLKPER = 0,
    #[doc = "1: IN\\[2\\]
is clocking the LUT"]
    IN2 = 1,
    #[doc = "4: 20MHz oscillator before prescaler is clocking the LUT"]
    OSC20M = 4,
    #[doc = "5: 32kHz oscillator is clocking the LUT"]
    OSCULP32K = 5,
    #[doc = "6: 32kHz oscillator after DIV32 is clocking the LUT"]
    OSCULP1K = 6,
}
impl From<CLKSRC_A> for u8 {
    #[inline(always)]
    fn from(variant: CLKSRC_A) -> Self {
        variant as _
    }
}
impl CLKSRC_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<CLKSRC_A> {
        match self.bits {
            0 => Some(CLKSRC_A::CLKPER),
            1 => Some(CLKSRC_A::IN2),
            4 => Some(CLKSRC_A::OSC20M),
            5 => Some(CLKSRC_A::OSCULP32K),
            6 => Some(CLKSRC_A::OSCULP1K),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `CLKPER`"]
    #[inline(always)]
    pub fn is_clkper(&self) -> bool {
        *self == CLKSRC_A::CLKPER
    }
    #[doc = "Checks if the value of the field is `IN2`"]
    #[inline(always)]
    pub fn is_in2(&self) -> bool {
        *self == CLKSRC_A::IN2
    }
    #[doc = "Checks if the value of the field is `OSC20M`"]
    #[inline(always)]
    pub fn is_osc20m(&self) -> bool {
        *self == CLKSRC_A::OSC20M
    }
    #[doc = "Checks if the value of the field is `OSCULP32K`"]
    #[inline(always)]
    pub fn is_osculp32k(&self) -> bool {
        *self == CLKSRC_A::OSCULP32K
    }
    #[doc = "Checks if the value of the field is `OSCULP1K`"]
    #[inline(always)]
    pub fn is_osculp1k(&self) -> bool {
        *self == CLKSRC_A::OSCULP1K
    }
}
#[doc = "Field `CLKSRC` writer - Clock Source Selection"]
pub type CLKSRC_W<'a, const O: u8> = crate::FieldWriter<'a, u8, LUT2CTRLA_SPEC, u8, CLKSRC_A, 3, O>;
impl<'a, const O: u8> CLKSRC_W<'a, O> {
    #[doc = "CLK_PER is clocking the LUT"]
    #[inline(always)]
    pub fn clkper(self) -> &'a mut W {
        self.variant(CLKSRC_A::CLKPER)
    }
    #[doc = "IN\\[2\\]
is clocking the LUT"]
    #[inline(always)]
    pub fn in2(self) -> &'a mut W {
        self.variant(CLKSRC_A::IN2)
    }
    #[doc = "20MHz oscillator before prescaler is clocking the LUT"]
    #[inline(always)]
    pub fn osc20m(self) -> &'a mut W {
        self.variant(CLKSRC_A::OSC20M)
    }
    #[doc = "32kHz oscillator is clocking the LUT"]
    #[inline(always)]
    pub fn osculp32k(self) -> &'a mut W {
        self.variant(CLKSRC_A::OSCULP32K)
    }
    #[doc = "32kHz oscillator after DIV32 is clocking the LUT"]
    #[inline(always)]
    pub fn osculp1k(self) -> &'a mut W {
        self.variant(CLKSRC_A::OSCULP1K)
    }
}
#[doc = "Field `FILTSEL` reader - Filter Selection"]
pub type FILTSEL_R = crate::FieldReader<u8, FILTSEL_A>;
#[doc = "Filter Selection\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum FILTSEL_A {
    #[doc = "0: Filter disabled"]
    DISABLE = 0,
    #[doc = "1: Synchronizer enabled"]
    SYNCH = 1,
    #[doc = "2: Filter enabled"]
    FILTER = 2,
}
impl From<FILTSEL_A> for u8 {
    #[inline(always)]
    fn from(variant: FILTSEL_A) -> Self {
        variant as _
    }
}
impl FILTSEL_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<FILTSEL_A> {
        match self.bits {
            0 => Some(FILTSEL_A::DISABLE),
            1 => Some(FILTSEL_A::SYNCH),
            2 => Some(FILTSEL_A::FILTER),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == FILTSEL_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `SYNCH`"]
    #[inline(always)]
    pub fn is_synch(&self) -> bool {
        *self == FILTSEL_A::SYNCH
    }
    #[doc = "Checks if the value of the field is `FILTER`"]
    #[inline(always)]
    pub fn is_filter(&self) -> bool {
        *self == FILTSEL_A::FILTER
    }
}
#[doc = "Field `FILTSEL` writer - Filter Selection"]
pub type FILTSEL_W<'a, const O: u8> =
    crate::FieldWriter<'a, u8, LUT2CTRLA_SPEC, u8, FILTSEL_A, 2, O>;
impl<'a, const O: u8> FILTSEL_W<'a, O> {
    #[doc = "Filter disabled"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(FILTSEL_A::DISABLE)
    }
    #[doc = "Synchronizer enabled"]
    #[inline(always)]
    pub fn synch(self) -> &'a mut W {
        self.variant(FILTSEL_A::SYNCH)
    }
    #[doc = "Filter enabled"]
    #[inline(always)]
    pub fn filter(self) -> &'a mut W {
        self.variant(FILTSEL_A::FILTER)
    }
}
#[doc = "Field `OUTEN` reader - Output Enable"]
pub type OUTEN_R = crate::BitReader<bool>;
#[doc = "Field `OUTEN` writer - Output Enable"]
pub type OUTEN_W<'a, const O: u8> = crate::BitWriter<'a, u8, LUT2CTRLA_SPEC, bool, O>;
#[doc = "Field `EDGEDET` reader - Edge Detection Enable"]
pub type EDGEDET_R = crate::BitReader<EDGEDET_A>;
#[doc = "Edge Detection Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum EDGEDET_A {
    #[doc = "0: Edge detector is disabled"]
    DIS = 0,
    #[doc = "1: Edge detector is enabled"]
    EN = 1,
}
impl From<EDGEDET_A> for bool {
    #[inline(always)]
    fn from(variant: EDGEDET_A) -> Self {
        variant as u8 != 0
    }
}
impl EDGEDET_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> EDGEDET_A {
        match self.bits {
            false => EDGEDET_A::DIS,
            true => EDGEDET_A::EN,
        }
    }
    #[doc = "Checks if the value of the field is `DIS`"]
    #[inline(always)]
    pub fn is_dis(&self) -> bool {
        *self == EDGEDET_A::DIS
    }
    #[doc = "Checks if the value of the field is `EN`"]
    #[inline(always)]
    pub fn is_en(&self) -> bool {
        *self == EDGEDET_A::EN
    }
}
#[doc = "Field `EDGEDET` writer - Edge Detection Enable"]
pub type EDGEDET_W<'a, const O: u8> = crate::BitWriter<'a, u8, LUT2CTRLA_SPEC, EDGEDET_A, O>;
impl<'a, const O: u8> EDGEDET_W<'a, O> {
    #[doc = "Edge detector is disabled"]
    #[inline(always)]
    pub fn dis(self) -> &'a mut W {
        self.variant(EDGEDET_A::DIS)
    }
    #[doc = "Edge detector is enabled"]
    #[inline(always)]
    pub fn en(self) -> &'a mut W {
        self.variant(EDGEDET_A::EN)
    }
}
impl R {
    #[doc = "Bit 0 - LUT Enable"]
    #[inline(always)]
    pub fn enable(&self) -> ENABLE_R {
        ENABLE_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 1:3 - Clock Source Selection"]
    #[inline(always)]
    pub fn clksrc(&self) -> CLKSRC_R {
        CLKSRC_R::new((self.bits >> 1) & 7)
    }
    #[doc = "Bits 4:5 - Filter Selection"]
    #[inline(always)]
    pub fn filtsel(&self) -> FILTSEL_R {
        FILTSEL_R::new((self.bits >> 4) & 3)
    }
    #[doc = "Bit 6 - Output Enable"]
    #[inline(always)]
    pub fn outen(&self) -> OUTEN_R {
        OUTEN_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Edge Detection Enable"]
    #[inline(always)]
    pub fn edgedet(&self) -> EDGEDET_R {
        EDGEDET_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - LUT Enable"]
    #[inline(always)]
    #[must_use]
    pub fn enable(&mut self) -> ENABLE_W<0> {
        ENABLE_W::new(self)
    }
    #[doc = "Bits 1:3 - Clock Source Selection"]
    #[inline(always)]
    #[must_use]
    pub fn clksrc(&mut self) -> CLKSRC_W<1> {
        CLKSRC_W::new(self)
    }
    #[doc = "Bits 4:5 - Filter Selection"]
    #[inline(always)]
    #[must_use]
    pub fn filtsel(&mut self) -> FILTSEL_W<4> {
        FILTSEL_W::new(self)
    }
    #[doc = "Bit 6 - Output Enable"]
    #[inline(always)]
    #[must_use]
    pub fn outen(&mut self) -> OUTEN_W<6> {
        OUTEN_W::new(self)
    }
    #[doc = "Bit 7 - Edge Detection Enable"]
    #[inline(always)]
    #[must_use]
    pub fn edgedet(&mut self) -> EDGEDET_W<7> {
        EDGEDET_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "LUT Control 2 A\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [lut2ctrla](index.html) module"]
pub struct LUT2CTRLA_SPEC;
impl crate::RegisterSpec for LUT2CTRLA_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [lut2ctrla::R](R) reader structure"]
impl crate::Readable for LUT2CTRLA_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [lut2ctrla::W](W) writer structure"]
impl crate::Writable for LUT2CTRLA_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets LUT2CTRLA to value 0"]
impl crate::Resettable for LUT2CTRLA_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}