#[doc = "Register `PORTL` reader"]
pub struct R(crate::R<PORTL_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<PORTL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<PORTL_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<PORTL_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `PORTL` writer"]
pub struct W(crate::W<PORTL_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<PORTL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<PORTL_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<PORTL_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `PL0` reader - Pin L0"]
pub type PL0_R = crate::BitReader<bool>;
#[doc = "Field `PL0` writer - Pin L0"]
pub type PL0_W<'a, const O: u8> = crate::BitWriter<'a, u8, PORTL_SPEC, bool, O>;
#[doc = "Field `PL1` reader - Pin L1"]
pub type PL1_R = crate::BitReader<bool>;
#[doc = "Field `PL1` writer - Pin L1"]
pub type PL1_W<'a, const O: u8> = crate::BitWriter<'a, u8, PORTL_SPEC, bool, O>;
#[doc = "Field `PL2` reader - Pin L2"]
pub type PL2_R = crate::BitReader<bool>;
#[doc = "Field `PL2` writer - Pin L2"]
pub type PL2_W<'a, const O: u8> = crate::BitWriter<'a, u8, PORTL_SPEC, bool, O>;
#[doc = "Field `PL3` reader - Pin L3"]
pub type PL3_R = crate::BitReader<bool>;
#[doc = "Field `PL3` writer - Pin L3"]
pub type PL3_W<'a, const O: u8> = crate::BitWriter<'a, u8, PORTL_SPEC, bool, O>;
#[doc = "Field `PL4` reader - Pin L4"]
pub type PL4_R = crate::BitReader<bool>;
#[doc = "Field `PL4` writer - Pin L4"]
pub type PL4_W<'a, const O: u8> = crate::BitWriter<'a, u8, PORTL_SPEC, bool, O>;
#[doc = "Field `PL5` reader - Pin L5"]
pub type PL5_R = crate::BitReader<bool>;
#[doc = "Field `PL5` writer - Pin L5"]
pub type PL5_W<'a, const O: u8> = crate::BitWriter<'a, u8, PORTL_SPEC, bool, O>;
#[doc = "Field `PL6` reader - Pin L6"]
pub type PL6_R = crate::BitReader<bool>;
#[doc = "Field `PL6` writer - Pin L6"]
pub type PL6_W<'a, const O: u8> = crate::BitWriter<'a, u8, PORTL_SPEC, bool, O>;
#[doc = "Field `PL7` reader - Pin L7"]
pub type PL7_R = crate::BitReader<bool>;
#[doc = "Field `PL7` writer - Pin L7"]
pub type PL7_W<'a, const O: u8> = crate::BitWriter<'a, u8, PORTL_SPEC, bool, O>;
impl R {
#[doc = "Bit 0 - Pin L0"]
#[inline(always)]
pub fn pl0(&self) -> PL0_R {
PL0_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - Pin L1"]
#[inline(always)]
pub fn pl1(&self) -> PL1_R {
PL1_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - Pin L2"]
#[inline(always)]
pub fn pl2(&self) -> PL2_R {
PL2_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - Pin L3"]
#[inline(always)]
pub fn pl3(&self) -> PL3_R {
PL3_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - Pin L4"]
#[inline(always)]
pub fn pl4(&self) -> PL4_R {
PL4_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - Pin L5"]
#[inline(always)]
pub fn pl5(&self) -> PL5_R {
PL5_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 6 - Pin L6"]
#[inline(always)]
pub fn pl6(&self) -> PL6_R {
PL6_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 7 - Pin L7"]
#[inline(always)]
pub fn pl7(&self) -> PL7_R {
PL7_R::new(((self.bits >> 7) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - Pin L0"]
#[inline(always)]
#[must_use]
pub fn pl0(&mut self) -> PL0_W<0> {
PL0_W::new(self)
}
#[doc = "Bit 1 - Pin L1"]
#[inline(always)]
#[must_use]
pub fn pl1(&mut self) -> PL1_W<1> {
PL1_W::new(self)
}
#[doc = "Bit 2 - Pin L2"]
#[inline(always)]
#[must_use]
pub fn pl2(&mut self) -> PL2_W<2> {
PL2_W::new(self)
}
#[doc = "Bit 3 - Pin L3"]
#[inline(always)]
#[must_use]
pub fn pl3(&mut self) -> PL3_W<3> {
PL3_W::new(self)
}
#[doc = "Bit 4 - Pin L4"]
#[inline(always)]
#[must_use]
pub fn pl4(&mut self) -> PL4_W<4> {
PL4_W::new(self)
}
#[doc = "Bit 5 - Pin L5"]
#[inline(always)]
#[must_use]
pub fn pl5(&mut self) -> PL5_W<5> {
PL5_W::new(self)
}
#[doc = "Bit 6 - Pin L6"]
#[inline(always)]
#[must_use]
pub fn pl6(&mut self) -> PL6_W<6> {
PL6_W::new(self)
}
#[doc = "Bit 7 - Pin L7"]
#[inline(always)]
#[must_use]
pub fn pl7(&mut self) -> PL7_W<7> {
PL7_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "PORT L Data Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [portl](index.html) module"]
pub struct PORTL_SPEC;
impl crate::RegisterSpec for PORTL_SPEC {
type Ux = u8;
}
#[doc = "`read()` method returns [portl::R](R) reader structure"]
impl crate::Readable for PORTL_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [portl::W](W) writer structure"]
impl crate::Writable for PORTL_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets PORTL to value 0"]
impl crate::Resettable for PORTL_SPEC {
const RESET_VALUE: Self::Ux = 0;
}