1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
#[doc = "Register `DIRTGL` reader"]
pub struct R(crate::R<DIRTGL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DIRTGL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DIRTGL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DIRTGL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DIRTGL` writer"]
pub struct W(crate::W<DIRTGL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DIRTGL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DIRTGL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DIRTGL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `PF0` reader - Pin F0"]
pub type PF0_R = crate::BitReader<bool>;
#[doc = "Field `PF0` writer - Pin F0"]
pub type PF0_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIRTGL_SPEC, bool, O>;
#[doc = "Field `PF1` reader - Pin F1"]
pub type PF1_R = crate::BitReader<bool>;
#[doc = "Field `PF1` writer - Pin F1"]
pub type PF1_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIRTGL_SPEC, bool, O>;
#[doc = "Field `PF2` reader - Pin F2"]
pub type PF2_R = crate::BitReader<bool>;
#[doc = "Field `PF2` writer - Pin F2"]
pub type PF2_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIRTGL_SPEC, bool, O>;
#[doc = "Field `PF3` reader - Pin F3"]
pub type PF3_R = crate::BitReader<bool>;
#[doc = "Field `PF3` writer - Pin F3"]
pub type PF3_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIRTGL_SPEC, bool, O>;
#[doc = "Field `PF4` reader - Pin F4"]
pub type PF4_R = crate::BitReader<bool>;
#[doc = "Field `PF4` writer - Pin F4"]
pub type PF4_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIRTGL_SPEC, bool, O>;
#[doc = "Field `PF5` reader - Pin F5"]
pub type PF5_R = crate::BitReader<bool>;
#[doc = "Field `PF5` writer - Pin F5"]
pub type PF5_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIRTGL_SPEC, bool, O>;
#[doc = "Field `PF6` reader - Pin F6"]
pub type PF6_R = crate::BitReader<bool>;
#[doc = "Field `PF6` writer - Pin F6"]
pub type PF6_W<'a, const O: u8> = crate::BitWriter<'a, u8, DIRTGL_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - Pin F0"]
    #[inline(always)]
    pub fn pf0(&self) -> PF0_R {
        PF0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Pin F1"]
    #[inline(always)]
    pub fn pf1(&self) -> PF1_R {
        PF1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Pin F2"]
    #[inline(always)]
    pub fn pf2(&self) -> PF2_R {
        PF2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Pin F3"]
    #[inline(always)]
    pub fn pf3(&self) -> PF3_R {
        PF3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Pin F4"]
    #[inline(always)]
    pub fn pf4(&self) -> PF4_R {
        PF4_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Pin F5"]
    #[inline(always)]
    pub fn pf5(&self) -> PF5_R {
        PF5_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Pin F6"]
    #[inline(always)]
    pub fn pf6(&self) -> PF6_R {
        PF6_R::new(((self.bits >> 6) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Pin F0"]
    #[inline(always)]
    #[must_use]
    pub fn pf0(&mut self) -> PF0_W<0> {
        PF0_W::new(self)
    }
    #[doc = "Bit 1 - Pin F1"]
    #[inline(always)]
    #[must_use]
    pub fn pf1(&mut self) -> PF1_W<1> {
        PF1_W::new(self)
    }
    #[doc = "Bit 2 - Pin F2"]
    #[inline(always)]
    #[must_use]
    pub fn pf2(&mut self) -> PF2_W<2> {
        PF2_W::new(self)
    }
    #[doc = "Bit 3 - Pin F3"]
    #[inline(always)]
    #[must_use]
    pub fn pf3(&mut self) -> PF3_W<3> {
        PF3_W::new(self)
    }
    #[doc = "Bit 4 - Pin F4"]
    #[inline(always)]
    #[must_use]
    pub fn pf4(&mut self) -> PF4_W<4> {
        PF4_W::new(self)
    }
    #[doc = "Bit 5 - Pin F5"]
    #[inline(always)]
    #[must_use]
    pub fn pf5(&mut self) -> PF5_W<5> {
        PF5_W::new(self)
    }
    #[doc = "Bit 6 - Pin F6"]
    #[inline(always)]
    #[must_use]
    pub fn pf6(&mut self) -> PF6_W<6> {
        PF6_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Data Direction Toggle\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dirtgl](index.html) module"]
pub struct DIRTGL_SPEC;
impl crate::RegisterSpec for DIRTGL_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [dirtgl::R](R) reader structure"]
impl crate::Readable for DIRTGL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [dirtgl::W](W) writer structure"]
impl crate::Writable for DIRTGL_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DIRTGL to value 0"]
impl crate::Resettable for DIRTGL_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}