Constant capstone::arch::riscv::RiscVReg::RISCV_REG_F7_64[][src]

pub const RISCV_REG_F7_64: u32 = 48; // 0x0000_0030u32