Constant capstone::arch::riscv::RiscVReg::RISCV_REG_X20[][src]

pub const RISCV_REG_X20: u32 = 21; // 0x0000_0015u32