andes-riscv 0.1.0

Low level access to Andes' AndeStar V5 RISC-V processors
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

[package]
name = "andes-riscv"
version = "0.1.0"
edition = "2021"
authors = ["Andelf <andelf@gmail.com>"]
repository = "https://github.com/embedded-drivers/andes-riscv"
documentation = "https://docs.rs/andes-riscv"
homepage = "https://github.com/embedded-drivers/andes-riscv"
categories = ["embedded", "no-std", "hardware-support"]
description = "Low level access to Andes' AndeStar V5 RISC-V processors"
keywords = ["andes", "riscv"]
readme = "README.md"
license = "MIT/Apache-2.0"

[dependencies]
riscv = "0.11.1"

[package.metadata.docs.rs]
default-target = "riscv32imafc-unknown-none-elf"