[][src]Constant x86::msr::MSR_OFFCORE_RSP_1

pub const MSR_OFFCORE_RSP_1: u32 = 0x1a7;

Offcore Response Event Select Register (R/W)