andes-riscv 0.1.1

Low level access to Andes' AndeStar V5 RISC-V processors
Documentation 
1
2
3
4
5
6

{
  "git": {
    "sha1": "b1b4741e0ff53c0b61994f16298b5566680cb3a9"
  },
  "path_in_vcs": ""
}