[dependencies.rand]
version = "0.8.5"
[dependencies.regex]
version = "1.5.4"
[dependencies.rust_hdl_lib_core]
version = "0.44.0"
[dependencies.rust_hdl_lib_hls]
version = "0.44.0"
[dependencies.rust_hdl_lib_ok_frontpanel_sys]
version = "0.44.0"
[dependencies.rust_hdl_lib_sim]
version = "0.44.0"
[dependencies.rust_hdl_lib_widgets]
version = "0.44.0"
[package]
authors = ["Samit Basu <sbasu.samit@gmail.com>"]
description = "Generic support code for OpalKelly based FPGA modules that use the FrontPanel HDL interface"
edition = "2021"
homepage = "https://github.com/samitbasu/rust-hdl"
keywords = ["fpga", "verilog", "hardware"]
license = "MIT"
name = "rust_hdl_lib_ok_core"
repository = "https://github.com/samitbasu/rust-hdl"
resolver = "1"
version = "0.44.0"